

FIG. 1

PRIOR ART




FIG. 2

PRIOR ART




FIG. 3




FIG. 4




FIG. 5

PRIOR ART

	VALID	ADDRESS	INSTRUCTION
#0			
#1			
:	:	:	:
:	:	:	:
#n			

FIG. 6




FIG. 7




FIG. 8




FIG. 9




FIG. 10




FIG. 11




FIG. 12





FIG. 13



The diagram illustrates a computer system architecture with the following components and connections:

- MEMORY**: The base of the system, connected to the **INSTRUCTION EXECUTION CONTROLLER** (432) and the **INSTRUCTION WORD DECODER** (431).
- INSTRUCTION FECH SECTION** (420): Contains an **INSTRUCTION FECH CONTROLLER** (421) and an **INSTRUCTION WORD REGISTER** (422). It receives data from the memory (410, 472) and sends it to the **PC** (471) and the **INSTRUCTION WORD DECODER** (431).
- REGISTER SECTION** (450): Includes registers **PSR** (454), **ECR** (452), **EPCR** (453), and **EPSR** (455). It is connected to the **INSTRUCTION WORD DECODER** (431) and the **INSTRUCTION EXECUTION CONTROLLER** (432).
- INSTRUCTION EXECUTION CONTROLLER** (432): Receives instructions from the **INSTRUCTION WORD DECODER** (431) and sends them to the **INSTRUCTION RETURN CONTROLLER** (433), **BREAKPOINT CONTROLLER** (434), and the **INSTRUCTION EXECUTION SECTION** (480).
- INSTRUCTION RETURN CONTROLLER** (433) and **BREAKPOINT CONTROLLER** (434): These controllers manage the flow of execution and are connected to the **INSTRUCTION EXECUTION SECTION** (480).
- INSTRUCTION EXECUTION SECTION** (480): The core execution unit, which includes a **GR** (481) and is connected to the **INSTRUCTION EXECUTION CONTROLLER** (432) and the **INSTRUCTION RETURN CONTROLLER** (433).
- INTERRUPT CONTROL SECTION**: Contains a **NORMAL INTERRUPT CONTROLLER** (441) and a **BREAK-INTERRUPT CONTROLLER** (442). These controllers manage interrupt signals and are connected to the **REGISTER SECTION** (450) and the **INSTRUCTION EXECUTION SECTION** (480).

Various signal lines (410, 420, 421, 422, 423, 430, 431, 432, 433, 434, 434', 435, 436, 437, 438, 439, 440, 441, 442, 443, 444, 445, 446, 447, 448, 449, 450, 451, 452, 453, 454, 455, 456, 457, 458, 459, 460, 461, 462, 463, 464, 465, 466, 467, 468, 469, 470, 471, 472, 473, 474, 475, 476, 477, 478, 479, 480, 481, 482, 483, 484, 485, 486, 487, 488, 489, 490, 491, 492, 493, 494, 495, 496, 497, 498, 499, 500) are shown connecting the various components.




FIG. 15




FIG. 16




FIG. 17





FIG. 18



F I G. 19




FIG. 20




FIG. 21





FIG. 22



F I G. 23




FIG. 24




FIG. 25




FIG. 26




FIG. 27





FIG. 28



F I G. 29




FIG. 30




FIG. 31




FIG. 32




FIG. 33




FIG. 34




FIG. 35




FIG. 36




FIG. 37




FIG. 38




FIG. 39





FIG. 40



F I G. 41




FIG. 42




FIG. 43




FIG. 44




FIG. 45




FIG. 46




FIG. 47




FIG. 48

	VALID	ADDRESS
#0		
#1		
:	:	:
:	:	:
#n		

FIG. 49





FIG. 50



F I G. 51

	VALID	ADDRESS	DISP
#0			
#1			
:	:	:	:
:	:	:	:
#n			

FIG. 52




FIG. 53





FIG. 54




F I G. 55

	VALID	ADDRESS	MODE
#0			
#1			
:	:	:	:
:	:	:	:
#n			


F I G. 56

	VALID	ADDRESS	DISP	MODE
#0				
#1				
:	:	:	:	:
:	:	:	:	:
#n				

FIG. 57



F I G. 58



F I G. 59

	VALID	ADDRESS	DISP	INSTRUCTION
#0				
#1				
:	:	:	:	:
:	:	:	:	:
#n				

F I G. 60

	VALID	ADDRESS	MODE	INSTRUCTION
#0				
#1				
:	:	:	:	:
:	:	:	:	:
#n				

F I G. 61

	VALID	ADDRESS	DISP	MODE	INSTRUCTION
#0					
#1					
:	:	:	:	:	:
:	:	:	:	:	:
#n					